Job title: IC Layout Designer (FinFET)
Company: Chelsea Search Group
Job description: IC Layout Designer
Full-time + Benefits
Richardson, Texas (onsite/hybrid)
US Citizen or US Permanent ResidentRequirements:
- 3+ years of experience in Cadence layout (Virtuoso, VXL) and Calibre verification (ERC, DRC, LVS)
- 3+ years of experience in layout and verification tools and methodologies for RF/Analog/Mixed-Signal ICs
- BSEE or AA degree
- FinFET or GAA preferred
- Comprehensive understanding of matching, shielding, guard rings and latch up
- Debugging and analytical skills with complex technical concepts
- Demonstrated success in delivering quality work product
- Experience in DFM hierarchical layout construction for efficient verification and integration
- Must understand techniques for managing layout dependent effects i.e. IR drop, RC delay, electron-migration, self- heating and crosstalk
- Proficiency in PERL or SKILL scripting is a plus
- Strong verbal and written communication
IC MASK LAYOUT DESIGN GROUP on LinkedIn: https://www.linkedin.com/groups/13537705/
Expected salary:
Location: Richardson, TX
Job date: Thu, 10 Jul 2025 05:39:09 GMT
Apply for the job now!
